






LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT


































Un-stuff XDP: PV








?



1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution

Change R264, R263, R270, R269 to 4.7K ohm:PV



PROJECT : U87
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM1-STD(4.0H)	Rev 1A
Date: Monday, November 18, 2013		Sheet 13 of 37

S5 to S0 Cold Boot Sequence without S0ix




Table 4-12. Cold Boot Timing Spec


Parameter	Description	Min	Typ	Max	Units
T0	RTC_VCC stable to ILB_RTC_TEST# high	9			ms
T1	VR ramp up time from 10% to 90% voltage level			2	ms
T2	Rail to subsequent rail turn on delay	10		2000	us
T3	VSUS stable to PMC_RSMRST# high	10			ms
T4	S and SX rails stable to PMC_CORE_PWROK	100			ms

NOTES:


1. T1 and T2 are recommended time for all the VR rails unless specified otherwise. The VR ramp up time T2 and subsequent rail delay T3 are put in place to avoid inrush current which may be caused by multiple loads turning on simultaneously or fast charging of VR output decoupling.
2. Violation of rail-to-rail sequencing may cause the SoC part long term reliability issue.
3. Platform devices other than SoC sequencing are not explicitly shown as they are not limited by the SoC sequencing requirement.






LVDS Conn.




HDMI Conn.









Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32



4,9,11,12,13,14,15,17,18,19,21,22,23,24,25,32
32 +3VLANVCC





Reserve for EMI


SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

Share Pin

SD / MMC



CLOSE CONN




CARD READER

R3X Type

**SATA ODD
CONNECTOR**



14" SATA ODD

Bypass CAP close conn



15" SATA ODD

New Type




High : ODD power down
Low : ODD power on




PROJECT : U87
Quanta Computer Inc.

Size Custom	Document Number CR RTS5237 & CR SOCKET	Rev 1.
Date: Tuesday, April 15, 2014	Sheet 21 of 37	


Power Button Connector




Touch Pad Connector



SATA HDD Connector(Cable type)




FAN



Mini PCI-E Card 2- Full size mSATA



Removed mSATA 6/19



TPM (1.2)


Address

	BADD
HIGH	4EH/4F (default)





KEYBOARD Con.


23




KEYBOARD PULL-UP





USB 2.0/3.0 Combo




Hole






adapter Type check




Vender	Size	P/N
WINBOND	128KB	W25X10CLSNIG(AKE35ZN0N00)
MXIC	128KB	MX25L1006EMI-10G(AKE35FN0Z02)
Socket		DFHS08FS023


Change U20 from 1MB to 128kB:PV



Reserve for ENE Hold time issue



Adapter select for EC




+1.05V

4,9,11,12,13,14,15,17,18,19,20,21,22,23,24,32


6,15,19,22,23,24,26,27 +3VPCU

Change L27 to 0402: PV



for Battery charge/charge


for DDR Thermal IC





Stuff 22p on C454:PV



Un-Staff R322:PV





Need Change New PN






PROJECT : U87

Quanta Computer Inc.


Size	Document Number	Rev
Custom	EC (KB3940)	1A
Date: Friday, April 11, 2014	Sheet 25 of 37	








+GFXORE Volt +/- 5%
Countinue current:6A
Peak current:14A
OCF minimum:16.5A



PV modify 0905






+CPUVORE Volt +/- 5%
Countinue current:6A
Peak current:12A
OCF minimum:14A

Place those components close to Inductor

PUT COLSE TO V_GT HOT SPOT

PUT COLSE TO V_CORE HOT SPOT





USB3.0	Port Assignment	Power control pin
PORT0	USB HUB	

USB2.0	Port Assignment	Power control pin
PORT0	USB HUB	N/A
PORT1	Right side USB Daughter BD	USBPW_ON#(from EC)
PORT2	BT	N/A
PORT3	Camera	N/A

USB HUB	Port Assignment	Power control pin
USB30 PORT1	USB2.0/USB3.0 COMBO 1st	USBPW_ON#(from EC)
USB30 PORT2	USB2.0/USB3.0 COMBO 2nd	USBPW_ON#(from EC)
USB30 PORT3	N/A	
USB30 PORT4	N/A	
USB20 PORT1	USB2.0/USB3.0 COMBO 1st	USBPW_ON#(from EC)
USB20 PORT2	USB2.0/USB3.0 COMBO 2nd	USBPW_ON#(from EC)
USB20 PORT3	TS	TS_ON
USB20 PORT4		


SATA Master	Port Assignment	Power control pin
SATA0	HDD	N/A
SATA1	ODD	ZERO_PWR_ODD


PCIE	Port Assignment	Control pin
PCIE 0	Card reader	
PCIE 1	WLAN	
PCIE 2	LAN	
PCIE 3	NC	





PROJECT : U87
Quanta Computer Inc.


Size Custom	Document Number Data port assignment	Rev 1A
Date: Monday, November 18, 2013	Sheet 33 of 37	









	PROJECT : U87		
	Quanta Computer Inc.		
	Size Custom	Document Number Note	Rev 1A
Date: Monday, November 18, 2013 Sheet 37 of 37			